Formal Semantics for VHDL
Preview
A FLOW GRAPH SEMANTICS OF VHDL: A BASIS FOR, HARDWARE
VERIFICATION WITH VHDL Ralf Reetz, Thomas Kropf Institut für Rechnerentwurf
und Fehlertoleranz (Prof. D. Schmid) Universität Karlsruhe ... “I was coming to
that,' the ...